

059113

PASSIVE BALUN FET MIXER

Attorney Docket Number:
1920/106

Bromberg & Sunstein LLP
125 Summer Street
Boston, MA 02110-1618
Telephone: 617/443-9292
Facsimile: 617/443-0004

Attorney Docket: 1920/106
PASSIVE BALUN FET MIXER

Priority

5 This application claims priority from U.S. provisional application serial number 60/139,679 filed June 16, 1999, entitled "Passive Balun FET Mixer" which is incorporated herein, by reference.

Technical Field

10 The present invention relates to mixer circuits, of the type having inputs for local oscillator (LO) and radio frequency (RF) signals and an intermediate frequency (IF) output, and in particular to mixer circuits using field effect transistors (FETs).

Background Art

15 Mixers are contained in many radio transmitters, receivers, and other communication devices. Such mixers operate by combining an RF signal with LO, a periodic signal, producing a mixed output. This mixed output contains signals whose frequencies consist of either the sum or difference between RF and LO frequencies. By filtering the mixed output, an IF signal can be created whose frequency is either higher or lower than the original RF frequency.

20 As a result of the desire to decrease the size of communication devices, mixer size must also be reduced. Double balanced diode mixers, widely used in the industry, are large. By utilizing FETs instead of diodes, and removing the multiple baluns, size can be reduced without sacrificing performance.

25 Passive floating FET mixers are known in the art. A floating FET configuration uses an electrically symmetrical FET, whose drain and source terminals float with respect to ground and are coupled to the output port via a balun, as described in Vasile, C. F., Floating GASFET Circuits Offering Unique Signal Processing from DC-EHF, 1985 GOMAC Proceedings, Pp.305-309, 1985, incorporated herein by reference in it's entirety. ^{Fig. 1} Fig. 1, taken from Vasile's article, shows a single floating FET configuration. An alternative floating FET configuration

006130 "ETB26560

R#6
5/13/04

drain of the second of the two transistors is coupled at a node to one of the source and the drain of the other of the two transistors, and the node is coupled to ground. The other of the source and the drain of the first of the two transistors is coupled to one side of the secondary of the balun and the other of the source and the drain of
5 the second of the two transistors is coupled to the other side of the secondary of the balun. An intermediate frequency signal output is coupled to a point in the circuit path between the first and second transistors.

In a further related embodiment, at the node, one of the source and the drain of the second of the two transistors is connected to ground, and the node is coupled
10 to one of the source and drain of the first of the two transistors by means of a filter. In a related embodiment, the filter has a capacitor serving as a shunt at the frequency of the RF signal but not at the frequency of the intermediate frequency signal.

In another related embodiment, the local oscillator input is coupled to the
15 gates via a capacitor so as to cause the transistors to be biased near pinch off, and a capacitance is disposed across the balun secondary to tune the secondary. The capacitance may optionally be realized by a pair of capacitors connected in series, wherein the node at a connection between the capacitors is coupled to ground. Also optionally, the secondary has a center tap, and the center tap is coupled to ground.

20 In accordance with another aspect of the invention, a method of mixing a periodic signal and a radio frequency signal producing an intermediate frequency signal is provided. A radio frequency signal is applied to a primary of a balun. Simultaneously, a periodic signal is applied to a first and a second switch, each switch coupled to the other switch and also coupled to a secondary of the balun,
25 resulting in a frequency translation of the periodic signal and the radio frequency signal producing a mixed output. The intermediate frequency signal is outputted by filtering the mixed output between the first and second switch. In a further related embodiment, the filter includes coupling one switch at a node to ground, and coupling the other switch to the node by means of a filter. The filter may apply a

W. G. 5/15/07

Fig. 1A shows a prior art single floating FET configuration, as shown in U.S. patent 4,705,967.

Fig. 2 shows a prior art series connected floating FET configuration, as shown in U.S. patent 4,705,967.

5 Fig. 3 is a schematic view of a prior art single FET mixer, as shown in U.S. patent 4,705,967.

Fig. 4 is a schematic view of a prior art single FET mixer, as shown in U.S. patent 5,697,092.

10 Fig. 5 is a block diagram of a passive balun FET mixer in accordance with an embodiment of the present invention.

Fig. 6 is a schematic view of a passive balun FET mixer in accordance with an embodiment of the present invention.

Fig. 7 is a schematic view of a minimum configuration of the passive balun FET mixer in accordance with an embodiment of the present invention.

15 Fig. 8 is a flowchart depicting a method of mixing a periodic signal and a radio frequency signal producing an intermediate frequency.

Detailed Description of Specific Embodiments

For the purposes of the description herein and the claims that follow it, unless the context otherwise requires, the term "Radio Frequency" (RF) means an
20 electromagnetic signal at frequencies in the range extending from below 3 kilohertz to 300 gigahertz, which includes radio and television transmission. These frequencies are above audio signals and below the frequencies of visible light. The term "intermediate frequency" (IF) shall mean the frequency that an incoming signal is changed to. The term "local oscillator" (LO) shall mean a periodic signal. The term
25 "balun" shall mean a transformer connected between a balanced source or load and an unbalanced source or load. A balanced line has two conductors, with equal currents in opposite directions. The unbalanced line has just one conductor; the current in it returns via a common ground or earth path.

Fig. 5 is a block diagram of the passive balun FET mixer in accordance with

an embodiment of the present invention. Two switches 506, 508 are turned on and off by a periodic signal 502. An RF signal 516 is applied to the primary of a transformer 514, which is coupled to the balanced side of the balun across the switches. A frequency translation of the periodic signal and the RF signal is thus produced. The IF signal is retrieved by applying a filter 510 to the mixed output between the first and second switch, as opposed to extracting the IF signal from the centertap of the transformer. By not utilizing the centertap of the balun to extract the IF, several benefits are achieved. The manufacturing process is simplified, the centertap position does not have to be found and tested, and a potential source of parasitic capacitance is removed. Optional tuning circuitry 512 for the primary and secondary of the transformer may be added, along with biasing circuitry 504.

Fig. 6 shows a passive balun FET mixer in accordance with another embodiment of the present invention. The mixer includes two FET transistors, Q1 and Q2. The drains of Q1 and Q2 are connected to the secondary winding of a transformer TX1 acting as a balun. A coupling capacitor C1 couples a local oscillator (LO) input to the gates of Q1 and Q2. The mixer also includes an IF bypass capacitor C2, and three tuning capacitors C3, C4, and C5.

The gates of the two FETs are connected together and coupled to the LO signal by a capacitor C1. The use of two FETs allows each transistor to handle less voltage, creating less distortion in FET output. Additionally, the parasitic capacitances formed across the gates of each transistor to LO will cancel as a result of using two FETs.

The primary winding of the transformer TX1 is coupled between the RF input port and ground. One side of the secondary winding of the transformer TX1 is connected to the drain of FET transistor Q1, and the other side of the secondary winding of transformer TX1 is connected to the drain of Q2. The source of transistor Q2 is connected to ground, while the source terminal of transistor Q1 is coupled to ground through capacitor C2. Capacitor C2, as discussed below, is at RF frequencies the equivalent of a short circuit. Therefore at RF frequencies, the sources of Q1 and

Q2 are at ground potential, and thus neither Q1 nor Q2 is a floating FET.

A tuning capacitor C5 is placed across the terminals of the primary winding of TX1. Capacitors C3 and C4 tune the secondary winding. Capacitors C3 and C4 may optionally be replaced by a single capacitor in shunt across the secondary of TX1, with the risk that the signals on Q1 and Q2 may be less balanced.

The secondary may be optionally center-tapped as shown in Fig. 6. The midpoint of the secondary is coupled to ground through capacitor C6 in order to provide better symmetry in the RF signal at the drains of transistors Q1 and Q2. If the center tap is not used, then capacitor C6 is not necessary.

Capacitor C1 allows for passive self-biasing of the FETs near pinch-off voltage due to rectification of the positive half cycle of LO voltage. As a result, no external biasing is required. Capacitor C1 is charged with the gate side at a negative potential relative to the LO side of the capacitor. Then on the negative half cycle, the lower LO voltage in combination with the charge on C1 keeps each FET from conducting. The LO signal modulates the channel resistance of the FETs from a minimum value when V_{gs} is approximately zero volts to a maximum value at voltage less than $-V_{pinch\ off}$. The time-varying resistances of the channels of Q1 and Q2 terminate the RF circuit, which includes the transformer TX1 and tuning capacitors C3, C4, and C5. These time-varying resistances, which vary at the rate of the LO frequency, effect the conversion of the RF signal to new signals at frequencies that equal the sums and differences of the LO and RF frequencies and their integer multiples.

The signal corresponding to the difference between the LO and RF frequency is known as the intermediate frequency (IF). The IF signal is conveniently retrieved between transistors Q1 and Q2, instead of at the centertap of the balun. Capacitor C2 acts as a low pass filter to reject higher frequency signals and to allow only the IF to pass through to the IF output.

Fig. 7 shows a minimum configuration of the passive balun FET mixer shown in Fig. 6, in accordance with an embodiment of the present invention. Optional

tuning capacitors C3, C4, and C5 capacitors and coupling capacitor C1 have been removed. The mixer includes two FET transistors, Q1 and Q2. The drains of Q1 and Q2 are connected to the secondary winding of a transformer TX1 acting as a balun. The mixer also includes the IF bypass capacitor C2.

5 Fig. 8 shows a method of mixing a periodic signal and a radio frequency signal producing an intermediate frequency. RF is applied to a primary of a balun (step 804), isolating RF from the balun secondary. A periodic signal is applied to a first and second switch, each switch coupled to the other switch, and also attached to a secondary of the balun (step 806). The periodic signal simultaneously turns on and
10 off each transistor periodically, resulting in multiplication of the RF and periodic signals. A mixed signal is thus created, consisting of frequencies equal to the sum and difference of the RF and periodic signal frequencies. A filter is applied to the mixed output between the first and second switch to obtain the intermediate frequency (step 808). Utilizing a low pass filter, the higher frequency component of
15 the mixed signal is shunted to ground, resulting in down-frequency translation of the RF signal. Alternatively, utilizing a high pass filter will result in up-frequency translation of the RF signal.

In one embodiment of the present invention, the passive balun FET mixer is operable at RF frequencies in the multi-gigahertz range, although this invention will
20 operate in other RF ranges. At these multi-gigahertz frequencies, capacitances are typically in the approximate range of 1-20 pF, with capacitor C2 being of the order of 15 pF, and all other capacitances less than 5 pF. The FETs Q1 and Q2 may be realized as Metal-Semiconductor Field Effect Transistors (MESFETs), which are FETs fabricated of gallium arsenide (GaAs) and formed with a metal-semiconductor
25 junction. The use of MESFETs is not intended to limit the scope of the invention and other types of FETs may be used.

Although various exemplary embodiments of the invention have been disclosed, it should be apparent to those skilled in the art that various changes and modifications can be made which will achieve some of the advantages of the

invention without departing from the true scope of the invention. These and other obvious modifications are intended to be covered by the claims that follow.

09592813.064300
006790"ET82560